《電子技術應用》
您所在的位置:首頁 > 可編程邏輯 > 解決方案 > Lattice iCE40HX超低功耗mobileFPGA系列開發方案

Lattice iCE40HX超低功耗mobileFPGA系列開發方案

2012-05-14
關鍵詞: FPGA iCE40HX mobileFPGA

Lattice公司的iCE40 HX超低功耗mobileFPGA系列,和其它任何的CPLD或FPGA器件相比,可提供最低的靜態和動態功耗,大約640到7680個邏輯單元和觸發器,每個器件包含8到32個RAM區塊,每個區塊有4Kb存儲,用于數據存儲和緩沖,特別適合對成本敏感和量大的應用.本文介紹了iCE40 HX系列主要特性,iCE40 HX系列架構圖,主要產品和特性,以及iCEblink40 iCE40HX1K 評估板主要特性,電路圖,主要元件清單和PCB元件布局圖.

The Lattice Semiconductor iCE40 LP-Series and HX-Series programmable logic family are designed to deliver the lowest static and dynamic power consumption of any comparable CPLD or FPGA device. iCE40 FPGAs are designed specifically for cost-sensitive, high-volume applications. iCE40 FPGA are fully user-programmable and can self-configure from a configuration image stored in on-chip, nonvolatile configuration memory (NVCM) or stored in an external commodity SPI serial Flash PROM or downloaded from an external processor over an SPI-like serial port. iCE40 components deliver from approximately 640 to 7,680 logic cells and flip-flops while consuming a fraction of the power of comparable programmable logic devices. Each iCE40 device includes 8 to 32 RAM blocks, each with 4Kbits storage, for on-chip data storage and data buffering.

Each iCE40 device consists of five primary architectural elements.

? An array of Programmable Logic Blocks (PLBs)

? Each PLB contains eight Logic Cells (LCs); each Logic Cell consists of …

? A fast, four-input look-up table (LUT4) capable of implementing any combinational logic function of up to four inputs, regardless of complexity

? A‘D’-type flip-flop with an optional clock-enable and set/reset control

? Fast carry logic accelerates arithmetic functions: adders, subtracters, comparators, and counters.

? Common clock input with polarity control, clock-enable input, and optional set/reset control input to the PLB is shared among all eight Logic Cells

? Two-port, 4Kbit RAM blocks (RAM4K)

? 256x16 default configuration; selectable data width using programmable logic resources

? Simultaneous read and write access; ideal for FIFO memory and data buffering applications

? RAM contents pre-loadable during configuration

? Four I/O banks with independent supply voltage, multiple Programmable Input/Output (PIO) blocks

? LVCMOS I/O standards and LVDS outputs supported in all banks

? I/O Bank 3 supports additional LVDS, and SubLVDS I/O standards

? One or two Phase-Locked Loops (PLL)

? Very low power

? Clock multiplication and division

? Phase shifting in fixed 90° increments

? Static or dynamic phase shifting

? Programmable interconnections between all programmable logic functions

? Eight dedicated low-skew, high-fanout clock distribution networks

iCE40 HX系列主要特性:


 
圖1.iCE40 HX系列架構圖和特性

iCE40 HX超低功耗可編程邏輯系列主要產品和特性:


The HX-Series of the iCE40™ "Los Angeles" mobileFPGA™ family is ideal for tablet applications.

Designers of handheld, battery-based consumer products have long awaited a programmable logic solution that delivers design flexibility and fast time-to-market benefits coupled with features that address their power, logic capacity, cost, and small form factor requirements. This solution, previously unattainable by other FPGA suppliers, is now provided by Lattice’s ultra-low power mobileFPGA devices.

Utilizing the mobileFPGA platform, mobile designers can quickly bring new features and custom functionality to market with their very own Custom Mobile Device. Designers can achieve this by either using state of the art development software or by utilizing Lattice’s design services.

Key Features

Ideal for sensor management functions including interrupt filtering, interrupt aggregation, auto polling

Battery insertion and audio insertion detection with high speed comparators

Support MIPI SLIMbus Interface

High speed LVDS channels up to 525 Mbps per channel

High definition video support: HD720p @ 60Hz, HD1080p @ 30Hz

Supports MIPI DBI and MIPI DPI video interface standards

High Speed USB 2.0 host and device controllers supporting ULPI and UTMI interfaces Ideal for 3D solutions

PCB friendly footprint packages

Fabricated on advanced 40nm standard CMOS process

50% faster than iCE65™ devices

Ultra-low power consumption

Ultra-small footprint packages

World’s first 2.5 x 2.5 mm, 0.4mm pitch ball grid array

2X logic capacity per mm2 over iCE65

Up to 2 phase-locked loops supporting dual outputs

Flexible block RAM

iCEblink40 iCE40HX1K 評估板

This guide describes how to begin using the iCEblink40 Evaluation Kit, an easy-to-use platform for rapidly prototyp-ing designs using the iCE40 mobileFPGA™.

iCEblink40 iCE40HX1K 評估板主要特性:

• High-performance, low-power iCE40HX1K mobileFPGA

• USB programming, debugging, virtual I/O functions, and power supply

• Four user LEDs

• Four capacitive-touch buttons

• 3.3 MHz clock source

• 1Mbit SPI serial configuration PROM

• Supported by Lattice iCEcube2™ design software

• 68 LVCMOS/LVTTL (3.3V) digital I/O connections on 0.1” through-hole connections

• Supports third-party I/O expansion boards and modules, including 3.3V Arduino Shield boards (requires additional sockets, not supplied)


圖2.iCEblink40 iCE40HX1K 評估板外形圖
 
圖3.iCEblink40 HX1K評估板元件布局圖和板尺寸

圖4.iCEblink40 iCE40HX1K評估板電路圖

iCEblink40 iCE40HX1K評估板主要材料清單:

詳情請見:
http://www.latticesemi.com/documents/iCE40HXdatasheet120330.pdf

http://www.latticesemi.com/documents/EB73.pdf



本站內容除特別聲明的原創文章之外,轉載內容只為傳遞更多信息,并不代表本網站贊同其觀點。轉載的所有的文章、圖片、音/視頻文件等資料的版權歸版權所有權人所有。本站采用的非本站原創文章及圖片等內容無法一一聯系確認版權者。如涉及作品內容、版權和其它問題,請及時通過電子郵件或電話通知我們,以便迅速采取適當措施,避免給雙方造成不必要的經濟損失。聯系電話:010-82306118;郵箱:aet@chinaaet.com。
主站蜘蛛池模板: 成人毛片18女人毛片免费| 麻豆国产精品va在线观看不卡| 日本精品a在线| 亚洲精品第一国产综合野| 色综合久久天天影视网| 小兔子好大从衣服里跳出来| 人人妻人人爽人人澡人人| 高h黄全肉一女n男古风| 国产麻豆剧传媒精品国产AV | 18女人腿打开无遮挡软| 巨胸喷奶水视频www网免费| 亚洲欧美日韩高清在线看| 91啦在线视频| 在线观看国产三级| 久草新在线观看| 污视频网站免费在线观看| 吃奶呻吟打开双腿做受动态图 | 3d动漫精品一区视频在线观看| 学校触犯×ofthedead| 亚洲国产欧美日韩精品一区二区三区| 黄页网站免费在线观看| 希岛婚前侵犯中文字幕在线| 久草视频这里只有精品| 欧美黄色第一页| 再深点灬舒服了灬太大了乡村| 非洲黑人最猛性xxxx_欧美| 奇米四色在线视频| 久久99精品久久久久久hb无码| 欧美18www| 亚洲福利视频一区二区三区| 香蕉视频网站在线观看| 国产精品日韩欧美一区二区三区| а√在线地址最新版| 樱花草视频www| 午夜男人一级毛片免费| 麻豆映画传媒有限公司地址| 好湿好紧好痛a级是免费视频| 亚洲中文字幕无码久久| 综合图区亚洲欧美另类图片| 国产精品视频网| 中文字幕亚洲综合久久综合|