《電子技術應用》
您所在的位置:首頁 > 模擬設計 > 解決方案 > ADIAD9739AFMC卡和XilinxSP605參考設計方案

ADIAD9739AFMC卡和XilinxSP605參考設計方案

2012-08-01

ADI公司的AD9739A FMC卡是Xilinx SP605, ML605或KC705評估板的子板.兩者組成的平臺能把MPEG TS流轉換成IF或RF信號(單路或多路),并支持大多數數字電視標準(DVB-C,J.83B, DVB-T, ATSC, DVB-S, ...),并可用來評估多種IP核如DVB-C J.83 Annex A/C 調制器,J.83 B有線調制器,DVB-T/H調制器, ATSC調制器,DVB-S調制器等. 主要用在MVD IP核(TS處理,調制,RF上變換).本文介紹了AD9737A/AD9739A產品亮點和主要特性,功能框圖以及ADI AD9739A FMC卡+ Xilinx SP605評估平臺框圖,主要特性和ADI AD9739A FMC評估板電路圖.

The AD9737A/AD9739A are 11-bit and 14-bit, 2.5 GSPS high performance RF DACs that are capable of synthesizing wideband signals from dc up to 3 GHz. The AD9737A/AD9739A are pin and functionally compatible with the AD9739 with the exception that the AD9737A/AD9739A do not support synchronization or RZ mode, and are specified to operate between 1.6 GSPS and 2.5 GSPS.

By elimination of the synchronization circuitry, some nonideal artifacts such as images and discrete clock spurs remain stationary on the AD9737A/AD9739A between power-up cycles, thus allowing for possible system calibration. AC linearity and noise performance remain the same between the AD9739 and the AD9737A/AD9739A.

The inclusion of on-chip controllers simplifies system integration. A dual-port, source synchronous, LVDS interface simplifies the digital interface with existing FGPA/ASIC technology. On-chip controllers are used to manage external and internal clock domain variations over temperature to ensure reliable data transfer from the host to the DAC core. A serial peripheral interface (SPI) is used for device configuration as well as readback of status registers.

The AD9737A/AD9739A are manufactured on a 0.18 μm CMOS process and operate from 1.8 V and 3.3 V supplies. They are supplied in a 160-ball chip scale ball grid array for reduced package parasitics.

AD9737A/AD9739A產品亮點:

1. Ability to synthesize high quality wideband signals with bandwidths of up to 1.25 GHz in the first or second Nyquist zone.

2. A proprietary quad-switch DAC architecture provides exceptional ac linearity performance while enabling mix-mode operation.

3. A dual-port, double data rate, LVDS interface supports the maximum conversion rate of 2500 MSPS.

4. On-chip controllers manage external and internal clock domain skews.

5. Programmable differential current output with an 8.66 mA to 31.66 mA range.

AD9737A/AD9739A主要特性:

Direct RF synthesis at 2.5 GSPS update rate

DC to 1.25 GHz in baseband mode

1.25 GHz to 3.0 GHz in mix-mode

Industry leading single/multicarrier IF or RF synthesis

Dual-port LVDS data interface

Up to 1.25 GSPS operation

Source synchronous DDR clocking

Pin compatible with the AD9739

Programmable output current: 8.7 mA to 31.7 mA

Low power: 1.1 W at 2.5 GSPS

AD9737A/AD9739A 應用:

Broadband communications systems

DOCSIS CMTS systems

Military jammers

Instrumentation, automatic test equipment

Radar, avionics

圖1.AD9737A/AD9739A功能框圖

The AD9739A is a 14-bit, 2.5 GSPS high performance RF DAC capable of synthesizing wideband signals with up to 1.25GHz of bandwidth. This reference design includes a single tone sine generator (DDS) and allows programming the device and monitoring it’s internal status registers. It also programs the ADF4350 clock chip which can generate a 1.6GHz to 2.5GHz clock for the AD9739A from the on-board 25MHz crystal. An alternate clock path using an ADCLK914 is available for driving the clock externally.

圖2.AD9739A FMC評估板外形圖

Eval Board w/ an FMC connector for Xilinx based FPGA development

The Analog Devices AD9739A FMC card is a daughter board that can be used in addition to Xilinx SP605, ML605 or KC705 evaluation boards.

The resulting platform includes all necessary components for the evaluation of most of our IP cores.           
圖3.ADI AD9739A FMC卡+ Xilinx SP605評估平臺框圖

                    
                    

圖4.ADI AD9739A FMC卡+ Xilinx SP605評估平臺外形圖

ADI AD9739A FMC卡+ Xilinx SP605評估平臺主要特性:

The evaluation platform converts an MPEG TS stream into an IF or RF signal (single or multi-channel) and supports most of the digital TV standards (DVB-C, J.83B, DVB-T, ATSC, DVB-S, ...).

The evaluation platform can be used for the evaluation of our IP cores:

DVB-C J.83 Annex A/C modulator

J.83 B cable modulator

DVB-T/H modulator

ATSC modulator

DVB-S modulator

Digital RF Up Converter

DVB Remultiplexer N-to-M

Hardware UDP/IP stack

RTP transmitter

Inputs/Ouputs

1 x UDP/IP input/output for MPEG TS input and IP cores registers configuration

(RJ45 connector on Xilinx SP605/ML605/KC705 board)

1 x IF/RF output (SMA connector on Digilent board)

Typical applications

Evaluation of MVD Cores’ IP cores (TS processing, Modulation, RF Up conversion)

圖5.AD9739A FMC評估板電路圖(1)

圖6.AD9739A FMC評估板電路圖(2)

圖7.AD9739A FMC評估板電路圖(3)

圖8.AD9739A FMC評估板電路圖(4)

圖9.AD9739A FMC評估板電路圖(5)
詳情請見:
http://www.analog.com/static/imported-files/data_sheets/AD9737A_9739A.pdf

http://wiki.analog.com/_media/resources/fpga/xilinx/fmc/ad9739a-fmc-ebz_revb_schematic.pdf



本站內容除特別聲明的原創文章之外,轉載內容只為傳遞更多信息,并不代表本網站贊同其觀點。轉載的所有的文章、圖片、音/視頻文件等資料的版權歸版權所有權人所有。本站采用的非本站原創文章及圖片等內容無法一一聯系確認版權者。如涉及作品內容、版權和其它問題,請及時通過電子郵件或電話通知我們,以便迅速采取適當措施,避免給雙方造成不必要的經濟損失。聯系電話:010-82306118;郵箱:aet@chinaaet.com。
主站蜘蛛池模板: 国产欧美一区二区三区在线看| 日产中文字乱码卡一卡二视频| 全彩漫画口工令人垂延三尺| 国产香蕉在线精彩视频| 天天综合网久久| 久久久久人妻一区精品色| 欧美日韩国产综合在线| 午夜国产羞羞视频免费网站| 黄色a级片免费看| 国内黄色一级片| 两个人看的www在线| 日韩欧美成末人一区二区三区| 亚洲第一黄色网| 精品国产乱码久久久久久1区2区| 国产成人av一区二区三区在线观看 | 欧美伊香蕉久久综合类网站| 免费网站看av片| 青娱乐手机在线视频| 国产精品女同一区二区| sihu免费观看在线高清| 无限资源视频手机在线观看| 亚洲av永久无码精品水牛影视| 波多野结衣护士系列播放| 午夜亚洲国产理论秋霞| 香蕉久久成人网| 国产精品亚洲专区在线播放| 99这里只精品热在线获取| 成人午夜免费福利视频| 久久国产乱子伦精品免费看| 欧美人成网站免费大全| 亚洲精品视频久久| 精品福利一区二区三区免费视频| 国产呻吟久久久久久久92| 夜夜爽免费视频| 天堂网在线.www天堂在线资源| 中文字幕在线视频免费观看| 日韩欧美国产三级| 亚洲免费观看视频| 波多野结无码高清中文| 免费高清小黄站在线观看| 色偷偷91综合久久噜噜app|