《電子技術應用》
您所在的位置:首頁 > 嵌入式技術 > 解決方案 > Freescale MM912F634汽車繼電器驅動和LIN連接解決方案

Freescale MM912F634汽車繼電器驅動和LIN連接解決方案

2012-01-15

Freescale公司的MM912F634是S12 MagniV系列產品中一員,集成了link" href="http://m.xxav2194.com/tags/繼電器" title="繼電器" target="_blank">繼電器驅動以及LIN收發器.器件采用16位S12 CPU,具有32KB閃存和2.0KB RAM,背景調試(BDM)和調試模塊(DBG),帶SCI的LIN 2.1物理層接口,10位15通路的ADC,16位4通路的定時器模塊(TIM16B4C),8位2路PWM,六種高壓/叫醒輸入和三個低壓GPIO,主要用在汽車的門窗提升和座位控制以及LIN連接.本文介紹了MM912F634主要特性,方框圖,簡化應用電路以及評估板KIT912F634EVME主要特性,電路圖和材料清單(BOM).

The MM912_634 is part of the S12 MagniV portfolio which simplifies system design with easy-to-use, expertly integrated mixed-signal microcontrollers for automotive applications. This dual-die solution is built on proven S12 technology, enabling software and tool compatibility across the entire portfolio. The SMARTMOS-based analog die combines System Basis Chip (SBC) functionality and application specific functions, which include a Local Interconnect Network (LIN) transceiver, relay drivers, a DC motor current sense circuit, and a selection of high and low side digital I/O. Control of the analog die is via a new high performance internal Die to Die interface (D2D), which seamlessly integrates the analog IC registers into the MCU register map, to provide faster access than SPI based systems.

The MM912F634 is an integrated single package solution that integrates an HCS12 microcontroller with a SMARTMOS analog control IC. The Die to Die Interface (D2D) controlled analog die combines system base chip and application specific functions, including a LIN transceiver.

MM912F634主要特性:

• 16-Bit S12 CPU, 32 kByte FLASH, 2.0 kByte RAM

• Background Debug (BDM) & Debug Module (DBG)

• Die to Die bus interface for transparent memory mapping

• On-chip oscillator & two independent watchdogs

• LIN 2.1 Physical Layer Interface with integrated SCI

• Six digital MCU GPIOs shared with SPI (PA5…0)

• 10-Bit, 15 Channel - Analog to Digital Converter (ADC)

• 16-Bit, 4 Channel - Timer Module (TIM16B4C)

• 8-Bit, 2 Channel - Pulse width modulation module (PWM)

• Six high voltage / Wake-up inputs (L5.0)

• Three low voltage GPIOs (PB2.0)

• Low Power Modes with cyclic sense & forced wake-up

• Current Sense Module with selectable gain

• Reverse Battery protected Voltage Sense Module

• Two protected low side outputs to drive inductive loads

• Two protected high side outputs

• Chip temperature sensor

• Hall sensor supply

• Integrated voltage regulator(s)

MM912F634目標應用:

Automotive:Doors, Window Lift and Seat Control

Connectivity :Local Interconnect Network (LIN)


圖1.MM912F634方框圖

圖2.MM912F634電源電路圖

圖3.MM912F634簡化應用電路圖

評估板KIT912F634EVME

Freescale Semiconductor’s KIT912F634EVME is a system solution which gives the user the capability to easily evaluate most of the features provided by the MM912F634 - Integrated Dual Low Side and Dual High Side Switch with Embedded MCU and LIN Transceiver for Relay Drivers. The 912F634 features 2 die in a single package. The 16-bit core and the analog die are connected by means of the Die to Die interface that provides direct address access to the registers on the analog die. The analog die contains HS and LS switches, as well as a PWM module, ADC module, timer module, SCI module, LIN physical interface, and other general registers. All external signals are accessible via header connectors, and most of the signals can also be checked via test points. The evaluation module board also includes the TBDML programming/debugging interface, so no external interface is needed. The board can be powered either from two 4.0 mm banana connectors or from the LIN connector. For quick familiarization with the device, a graphical user interface, based on FreeMASTER software, is provided together with the module. Thanks to the GUI, the user can easy evaluate the peripheral modules, or directly access the registers on the analog die.

評估板KIT912F634EVME主要特性:

•16-Bit S12 CPU, 32 kByte FLASH, 2.0 kByte RAM

•Background Debug (BDM) & Debug Module (DBG)

•Die to Die bus interface for transparent memory mapping

•On-chip oscillator & two independent watchdogs

•LIN 2.1 Physical Layer Interface with integrated SCI

•Six digital MCU GPIOs shared with SPI (PA5…0)

•10-Bit, 15 Channel - Analog to Digital Converter (ADC)

•16-Bit, 4 Channel - Timer Module (TIM16B4C)

•8-Bit, 2 Channel - Pulse width modulation module (PWM)

•Six high voltage / Wake-up inputs (L5.0)

•Three low voltage GPIOs (PB2.0)

•Low Power Modes with cyclic sense & forced wake-up

•Current Sense Module with selectable gain

•Reverse Battery protected Voltage Sense Module

•Two protected low side outputs to drive inductive loads

•Two protected high side outputs

•Chip temperature sensor

•Hall sensor supply

•Integrated voltage regulator(s)

 
圖4.評估板KIT912F634EVME外形圖

圖5.評估板KIT912F634EVME電路圖(1)

圖6.評估板KIT912F634EVME電路圖(2)

評估板KIT912F634EVME材料清單(BOM):




圖7.評估板KIT912F634EVME元件布局圖
詳情請見:
http://cache.freescale.com/files/analog/doc/data_sheet/MM912F634.pdf?fpsp=1&WT_TYPE=Data%20Sheets&WT_VENDOR=FREESCALE&WT_FILE_FORMAT=pdf&WT_ASSET=Documentation

http://cache.freescale.com/files/analog/doc/user_guide/KT912F634UG.pdf?fpsp=1&WT_TYPE=Users%20Guides&WT_VENDOR=FREESCALE&WT_FILE_FORMAT=pdf&WT_ASSET=Documentation



本站內容除特別聲明的原創文章之外,轉載內容只為傳遞更多信息,并不代表本網站贊同其觀點。轉載的所有的文章、圖片、音/視頻文件等資料的版權歸版權所有權人所有。本站采用的非本站原創文章及圖片等內容無法一一聯系確認版權者。如涉及作品內容、版權和其它問題,請及時通過電子郵件或電話通知我們,以便迅速采取適當措施,避免給雙方造成不必要的經濟損失。聯系電話:010-82306118;郵箱:aet@chinaaet.com。
主站蜘蛛池模板: 丽娟女王25部分| 亚洲欧美日韩综合久久久| 久久久噜久噜久久gif动图| 激情小说亚洲图片| 国产亚洲人成无码网在线观看| 中文字幕免费在线观看 | 美国经典三级版在线播放| 娇BBB搡BBBB揉BBBB| 久热中文字幕在线精品首页| 色一情一乱一伦一视频免费看| 国产精品自在线拍国产手机版| 中国日韩欧美中文日韩欧美色| 最近高清中文字幕在线国语5| 人妻少妇无码精品视频区| 抽搐一进一出gif日本| 小明发布永久在线成人免费| 亚洲欧美日韩中字综合| 经典国产一级毛片| 国产成人精品无码片区在线观看| 两个人看的视频www在线高清| 最近中文字幕2019| 亚洲精品国产精品国自产观看| 国产精品bbwbbwbbw| 夜夜偷天天爽夜夜爱| 中文字幕无码日韩欧毛| 最近高清中文字幕在线国语5| 亚洲码欧美码一区二区三区 | 奶大灬舒服灬太大了一进一出 | 婷婷免费高清视频在线观看| 久久精品一区二区三区四区| 欧美成人亚洲高清在线观看| 免费A级毛片在线播放不收费| 色综合久久天天综合| 天堂在线最新资源| 中文字幕在线电影观看| 日韩电影免费观看| 午夜国产精品久久影院| 伊人中文字幕在线观看| 天天躁夜夜躁狠狠躁2021| 久人人爽人人爽人人片AV| 欧美视频一区二区三区在线观看|