《電子技術應用》
您所在的位置:首頁 > 可編程邏輯 > 設計應用 > 交換位技術改進FPGA-PWM計數器性能
交換位技術改進FPGA-PWM計數器性能
摘要: 簡單改變FPGA計數器規格使作為DAC功能PWM計數器的紋波降低。
Abstract:
Key words :

  簡單改變FPGA計數器規格使作為DAC功能PWM計數器的紋波降低。

  當需要一些模擬輸出和系統中有FPGA時,很可能選擇使用如圖1的PWM模塊和簡單低通濾波器。FPGA的輸出是固定頻率、計數器和數字比較器使占空比可變的典型波形(表1)。

PWM模塊和簡單低通濾波器

FPGA OUTPUT

 

  假設高信號使能,計數器每個時鐘周期進行計數,PWM輸出的頻率為時鐘頻率的2次冪分頻。通過連接前置比例器,使用使能來降低輸出頻率。由于輸出頻率固定,濾波器容易計算。已知占空比50%時,出現最壞的紋波。最大紋波和上升時間的限制結合決定濾波器類型和RC(電阻/電容)值。

  對表1中編碼進行非小改動,能夠改進PWM電路的性能。但在原先系統中,最大紋波電流發生在50%占空比時,最小紋波電流發生在最小占空比時,改進的版本顯示最大紋波等于標準版的最小值。關鍵是產生最高頻率的可能性,還能保持平均的占空比常數。輸出脈沖頻率越高,濾波器性能越好。

  從左到右交換所有位來修改由重編二進制比較器組成表1。MSB(最高有效位)變成LSB(最低有效位),LSB變成MSB,等等(表2)。只需重編位,而不需額外寄存器或邏輯單元。

Rewiring Modification

  表3顯示了4位PWM發出的脈沖序列。表3中,可以看到50%占空比時(第二列,值為8),頻率最大,為時鐘頻率的2分頻。在第一個紋波出現點(第二列,值為1),傳統PWM系統中有同樣的紋波,也就是說,脈沖序列是相同的。

Simulation Result

  英文原文:

  Swapping bits improves performance of FPGA-PWM counter

  A simple change to the specification of an FPGA counter lowers the ripple of a PWM counter functioning as a DAC.

  Stefaan Vanheesbeke, Ledegem, Belgium; Edited by Charles H Small and Fran Granville -- EDN, 9/13/2007

  When you need some analog outputs and you have an FPGA in your system, you probably choose to use a PWM module and a simple lowpass filter such as those in Figure 1. The output of the FPGA is typically a waveform with a fixed-frequency, variable-duty cycle, which a counter and a digital comparator generate (Listing 1).

  Suppose that Enable is high, the counter counts up every clock cycle, and the frequency of the PWM output is the clock frequency divided by 2 count bits. You can use Enable to lower the output frequency by connecting it to a prescaler. Because the output frequency is fixed, the filter is easy to calculate, because you know that the worst-case ripple happens at a duty cycle of 50%. The combination of the desired maximum ripple and settling time determines the filter type and RC (resistance/capacitance) values.

  With a small change to the code in Listing 1, you can improve the performance of the PWM circuit. Whereas in the original system, the maximum ripple currents occur at a duty cycle of 50% and the minimum ripple currents occur at the minimum duty cycle, the improved version shows a maximum ripple equal to the minimum of the standard version. The trick is to generate the highest frequency possible but keep the average duty cycle constant. The higher the frequency of the pulses on the output, the better the filter does its job.

 

 

  The modification to Listing 1 consists of rewiring the binary comparator with all the bits swapped from left to right. The MSB (most significant bit) becomes the LSB (least significant bit), the LSB becomes the MSB, and so on (Listing 2). You do only a rewiring requiring no extra registers or logic.

  Listing 3 shows the pulse trains that a 4-bit PWM emits. In Listing 3, you see that at 50% duty cycle (Value=8, second column), the frequency is maximum and equal to the clock frequency divided by two. At the first point at which some ripple shows up (Value=1, second column), there is exactly the same ripple as in the conventional PWM system—that is, the pulse train is the same.

  英文原文地址:http://www.edn.com/article/CA6475009.html

此內容為AET網站原創,未經授權禁止轉載。
主站蜘蛛池模板: 国产午夜av秒播在线观看| 热久久国产精品| 好男人好资源在线观看免费播放高清 | 美女被爆羞羞视频网站视频| 小猪视频免费网| 亚洲欧美综合人成野草| 色噜噜狠狠成人中文综合| 女地狱肉之壶极限调教2| 亚洲国产成人高清在线观看| 成人在线手机视频| 在线观看免费午夜大片| 久久99久久99精品免观看| 男人的j桶女人免费网站| 国产亚洲精品美女2020久久| 3d动漫精品一区视频在线观看| 日本高清视频免费观看| 免费看片免费播放| 韩国二级毛片免费播放| 国产精品无码久久av不卡| yy6080亚洲一级理论| 欧美亚洲国产成人综合在线| 免费无码又爽又黄又刺激网站| 超兴奋的朋…中文字幕| 国产精品xxxx国产喷水| 中文字幕精品视频| 波多野结衣一区二区三区88| 哒哒哒免费视频观看在线www | 夜夜爽免费视频| 处破之轻点好疼十八分钟| 亚洲资源最新版在线观看| 蝌蚪蚪窝视频在线视频手机| 奇米影视7777狠狠狠狠影视| 久久亚洲国产成人精品无码区| 欧美丰满少妇xxxxx| 亚洲精品无码你懂的网站| 韩国电影禁止的爱善良的小子hd| 国产综合在线观看| 久久中文精品无码中文字幕| 欧美另类xxx| 卡通动漫精品一区二区三区| 2022国产成人福利精品视频|