中圖分類號：TP334.4
文獻(xiàn)標(biāo)志碼：A
DOI: 10.16157/j.issn.0258-7998.222857
中文引用格式： 薛培，官劍，邵春偉，等. 基于FPGA的SRIO多通道控制系統(tǒng)設(shè)計與實(shí)現(xiàn)[J]. 電子技術(shù)應(yīng)用，2023，49(1)：107-113.
英文引用格式： Xue Pei，Guan Jian，Shao Chunwei，et al. Design and implementation of SRIO multiple channel control system based on FPGA[J]. Application of Electronic Technique，2023，49(1)：107-113.

Design and implementation of SRIO multiple channel control system based on FPGA

Abstract： In board and chip interconnection, SRIO(Serail RapidIO) has higher bandwidth and reliability than other protocol. In this paper, the HELLO format of the MSG (message) interface is used to multi-interface design method at the sending end, and the Round-Robin processing mechanism is used internally to realize the competition processing of the multi-channel interface sharing one SRIO interface when sending data at the same time. It supports the arbitrary expansion of the number of interfaces and the clock domain. After testing and verification, the system can realize the data sending and receiving of 64 channels under different clocks at most, and the delay between the single channel and the packet can be as low as 4μs. It has good application value in the direction of SRIO transmission application.

Key words : XILINX；SRIO；multiple-channel；Round-Robin